鄭 智鴻Demo of RRAM on CMOS logic featuring excellent immunity to sneak-path (VLSI 2017)Behavior simulation of new array structure with Hspice.ieeexplore.ieee.org でさらに詳しく